This thesis, aimed at graduate students (laurea specialistica) aims at designing and implementing new algorithms for Logic Synthesis.
Such algorithms may address the P-equivalence problem for Boolean functions under relaxed conditions, such as don't care, or higher level technology mapping problems.